Big Changes Ahead For Interposers And Substrates
New materials and processes will help with power distribution and thermal dissipation in advanced packages.
By Gregory Haley, Semi Engineering | March 24th, 2025
Interposers and substrates are undergoing a profound transformation from intermediaries to engineered platforms responsible for power distribution, thermal management, high-density interconnects, and signal integrity in the most advanced computing systems.
This shift is being driven by AI, high-performance computing (HPC), and next-generation communications, where the need for heterogeneous integration is pushing the limits of packaging technologies. While transistor dimensions have shrunk to the single-digit nanometer range, conventional PCB technology remains constrained to line widths of 20 to 30μm — a gap spanning three orders of magnitude.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Glass Core Substrates and Interposers for Advanced Packaging: Insights from the Intellectual Property Landscape
- AEM Expands Access to Production-Proven SLT and Burn-In Ecosystem for Advanced Computing Customers
- EdgeCortix Awarded New 3 Billion Yen NEDO Project to Develop Advanced Energy-Efficient AI Chiplet for Edge Inference and Learning
- ASE Announces FOCoS-Bridge With TSV; Latest Package Technology Reduces Power Loss by 3x for Next-Generation AI and HPC Applications
Latest News
- Ayar Labs Closes $500M Series E, Accelerates Volume Production of Co-Packaged Optics
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- GLS and APES Announce Advanced Semiconductor Packaging Partnership
- Ayar Labs Names Sankara Venkateswaran as Vice President of Engineering