A Smarter Path To Chiplets Through An Enhanced Multi-Die Solution

By Andy Nightingale

September 3, 2025

The rise of artificial intelligence (AI) is advancing at breakneck speed, pushing computing demands. At the same time, Moore’s Law slows, making monolithic devices increasingly cost-prohibitive and harder to scale. As traditional monolithic scaling hits the wall, the solution is to disaggregate the design into multiple dies, known as chiplets. These chiplets are mounted on a common substrate and presented in a single package. This modular approach forms the foundation of chiplet-based architectures that keep innovation moving forward. 

Chiplet designs unlock new possibilities for performance, efficiency, and manufacturability. Arteris supports this transition with a purpose-built multi-die solution that accelerates integration and time-to-silicon for next-generation AI, automotive, and high-performance computing (HPC) systems.

Enabling scalable chiplet architectures

The expanded Arteris multi-die solution provides a foundational technology for rapid chiplet‑based innovation by delivering silicon‑proven network-on-chip (NoC) IP that ensures low‑latency, die‑to‑die communication. Automation tools are also included for chiplet system-on-chip (SoC) integration. This unified, standards-based approach enables the development of modular architectures that meet the demands of today’s leading-edge applications.

The multi-die solution supports homogeneous scaling by replicating identical chiplet designs across multiple dies to improve capacity and yield beyond reticle limits. In HPC and AI workloads, this approach makes it possible to duplicate a single processing tile, forming a larger, scalable compute fabric.

To read the full article, click here