Tutorial: Introduction to Chiplet Interconnect Test and Repair
By Sreejit Chakravarty, IEEE Fellow, Distingushed Engineer, Ampere Computing
August 2024
The goal of this tutorial is to introduce the attendees to the chip-let interconnect test and repair problem. In part 1 of the proposed two-part tutorial, we delve into the fundamentals of chip-let interconnect test and repair. This will include topics listed under Topic number 1 in Section 2.5. Broadly speaking, attendees will understand the impact of various packaging technology on chip-let interconnect test and repair, the kind of failure mechanisms observed and expected, tests required to detect such failures, repair mechanism required to repair interconnects against such failure modes, etc.
Related Videos
- Introduction to UCIe Tutorial: Electrical, Form Factor, and Compliance
- MSquare Technology: Enabling Packaging and Interconnect Chiplet IP
- D2D Chiplet Based SiP Testing Challenges and Solutions
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
Latest Videos
- Revolutionizing SoC Design: The Shift to Chiplet-Based Architectures
- Embedded World, Nuremberg: Arm’s Suraj Gajendra on AI, Chiplets, and the Future of Automotive Compute
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
- Machine Learning Applications in EDA for Chiplet Reliability