Tutorial: Introduction to Chiplet Interconnect Test and Repair
By Sreejit Chakravarty, IEEE Fellow, Distingushed Engineer, Ampere Computing
August 2024
The goal of this tutorial is to introduce the attendees to the chip-let interconnect test and repair problem. In part 1 of the proposed two-part tutorial, we delve into the fundamentals of chip-let interconnect test and repair. This will include topics listed under Topic number 1 in Section 2.5. Broadly speaking, attendees will understand the impact of various packaging technology on chip-let interconnect test and repair, the kind of failure mechanisms observed and expected, tests required to detect such failures, repair mechanism required to repair interconnects against such failure modes, etc.
Related Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
Related Videos
- Introduction to UCIe Tutorial: Electrical, Form Factor, and Compliance
- MSquare Technology: Enabling Packaging and Interconnect Chiplet IP
- D2D Chiplet Based SiP Testing Challenges and Solutions
- D2D Chiplet Based SiP Testing Challenges and Solutions
Latest Videos
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Speeding Up Die-To-Die Interconnectivity
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging