Introduction to UCIe Tutorial: Electrical, Form Factor, and Compliance
High-performance and power efficiency needs of emerging workloads demand on-package integration of heterogeneous processing units, memory, and electrical and optical interconnects. Applications such as artificial intelligence, machine learning, data analytics, 5G, automotive, and high-performance computing are driving these demands to meet the needs of cloud computing, intelligent edge, enterprise, client, and hand-held computing infrastructure. On-package interconnects are a critical component to deliver power-efficient performance with the right feature set in this evolving landscape. UCIe is an open industry standard with a fully specified stack that comprehends plug-and-play interoperability of chiplets on a package; similar to the seamless interoperability on board with well-established and successful off-package interconnect standards such PCI Express, Universal Serial Bus (USB), and Compute Express Link (CXL).
In this tutorial, UCIe experts and spec developers will:
- discuss the usages and key metrics of UCIe
- delve into electrical, packaging, protocol, RAS, and software aspects along with the compliance and interoperability mechanisms.
Related Videos
- Alphawave and Keysight: UCIe Compliance Validation Journey from System Simulation to Silicon
- Keysight UCIe Chiplet PHY Designer Demo
- Chiplets & UCIe : Overview
- UCIe Progress Report: Big Enhancements, IP Maturity, and Ecosystem Interoperability
Latest Videos
- Accelerating AI Innovation with Arm Total Design: A Case Study
- The Rise of The Hublet™ & FPGA Chiplets
- From Internal Designs to Open Chiplet Economy: Discussion on How to Create Open, Democratized Access to Chiplet Technology
- “Dating” and “Marrying”: An AI Chiplet’s Perspective
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems