Embracing the Chiplet Journey
In his Chiplet Summit keynote, Boyd Phelps, Senior Vice President and General Manager of Cadence's Silicon Solutions Group, talks about how the changeover to chiplets requires advanced tools as well as the challenges that designers, foundries and companies need to address
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Charting Architectural Innovation in the Chiplet Era with OCP's Cliff Grossner
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems