Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
By Dr. Debendra Das Sharma, UCIe Consortium Chairman, and Intel Senior Fellow and co-GM Memory and I/O Technologies, Intel Corporation
The UCIe™ (Universal Chiplet Interconnect Express™) 2.0 Specification was released in August 2024, adding support for a standardized system architecture for manageability and holistically addresses the design challenges for testability, manageability, and debug (DFx) for the SIP lifecycle across multiple chiplets – from sort to management in the field.
The webinar explores the new features in the UCIe 2.0 specification including support for 3D packaging – offering higher bandwidth density and improved power efficiency compared to 2D and 2.5D architectures. The webinar also introduces optional manageability features and a UCIe DFx Architecture (UDA), which includes a management fabric within each chiplet for testing, telemetry, and debug functions. It also enables vendor agnostic chiplet interoperability across a flexible and unified approach to SIP management and DFx operations.
Related Videos
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- The UCIe 1.1 Specification: Our Journey Toward Building an Open Ecosystem of Chiplets
- Alphawave and Keysight: UCIe Compliance Validation Journey from System Simulation to Silicon
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
Latest Videos
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Speeding Up Die-To-Die Interconnectivity
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging
- Enabling a true open ecosystem for 3D IC design
- Compression Enabled MRAM Memory Chiplet Subsystems for LLM Inference Accelerators