Alphawave and Keysight: UCIe Compliance Validation Journey from System Simulation to Silicon
By Letizia Giuliano, Alphawave Semi
Alphawave Semi talks about how it uses Keysight Chiplet PHY Designer to validate its IP and chips for UCIe compliance.
Related Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
Related Videos
- Introduction to UCIe Tutorial: Electrical, Form Factor, and Compliance
- Keysight UCIe Chiplet PHY Designer Demo
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
Latest Videos
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Speeding Up Die-To-Die Interconnectivity
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging
- Enabling a true open ecosystem for 3D IC design