Architecting Next Generation Compute and I/O Chiplet for AI/ML, Cloud and Edge Platforms
By Sue Hung Fung, AlphaWave Semi and Sridhar Valluru, Arm
Alphawave Semi has introduced the industry’s first off-the-shelf I/O chiplet. This chiplet features UCIe die-to-die interconnect, along with multi-mode protocol support for Ethernet, PCIe, and CXL. Leveraging these advanced high-speed interconnects for I/O with a bandwidth throughput of up to 1.6Tbps, this chiplet can enable modular design and integration of future generations, facilitating enhanced performance and flexibility.
Alphawave Semi offers a diverse range of chiplets to advance modular design and architecture. Combined with the new ARM Neoverse compute chiplet and various memory chiplets, the chiplet portfolio offering allows the creation of sophisticated high-performance systems that can readily adapt to dynamically evolving AI/ML and data center needs using scalability while future-proofing chiplet designs with next generation silicon proven IP.
Related Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
Related Videos
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- Thermal Comparison between Monolithic and Chiplet ASIC Design
- D2D Chiplet Based SiP Testing Challenges and Solutions
- Chiplets – The next generation chip design trend beyond Moore’s Law
Latest Videos
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Speeding Up Die-To-Die Interconnectivity
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging