Rethinking chip(let) design for next generation ADAS applications
As complexity in ADAS SoC design grows exponentially, platform thinking becomes essential. Martin Zeller, Senior Director SoC Engineering shows how Dream Chip’s automotive platform meets these rising demands — with chiplets, scalable architectures, and reusable IPs — all while staying on schedule and within budget.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Architecting Next Generation Compute and I/O Chiplet for AI/ML, Cloud and Edge Platforms
- Chiplet Architecture for Next Gen Infrastructure
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- Paving the way for the Chiplet Ecosystem
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems