GUC Joins NVIDIA NVLink Fusion Ecosystem to Drive Seamless XPU Integration
September 3, 2025 -- GUC joined the NVIDIA NVLink Fusion Ecosystem. Our purpose is to help our customers integrate their custom CPUs and GPUs into the NVIDIA MGX rack-scale infrastructure. We support porting customer needed IP to TSMC process nodes and to integrate and validate the IPs in customers' ASICs.
Two use cases:
- Integration of NVLink chiplet to custom XPU packages and corresponding UCIe and protocol IPs into main XPU die, to enable custom XPUs with NVLink interfaces
- Integration of NVLink-C2C into custom CPU to enable communication with NVIDIA GPUs
We also collaborate with a key Fusion Ecosystem partner Synopsys on integration of their IPs into customers' XPUs. NVIDIA built the most energy and latency efficient scale-up infrastructure, validated and in volume production. Our target is to enable seamless integration of our customers' XPUs with NVLink Fusion.
GUC provides full-spectrum ASIC design and manufacturing services, integrating advanced process technologies, packaging solutions, and silicon-proven IP to help customers accelerate product innovation and time-to-market.
🔍 Explore GUC's comprehensive capabilities — from turnkey ASIC solutions and high-performance IP to proven success across real-world applications.
👉 Solutions | 👉 IP Portfolio | 👉 Success Story
📩 Interested in collaboration or technical discussions? We're here to support your next innovation.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Alchip Among the First with NVIDIA NVLink Fusion Design Infrastructure
- French AI chiplet boost for open source Nvidia accelerator
- Leaders in Semiconductors, Packaging, IP Suppliers, Foundries, and Cloud Service Providers Join Forces to Standardize Chiplet Ecosystem
- GUC Taped Out UCIe 32G IP using TSMC's 3nm and CoWoS Technology
Latest News
- Resonac Launches 27-Member "JOINT3" Consortium to Develop Next-Generation Semiconductor Packaging
- GUC Joins NVIDIA NVLink Fusion Ecosystem to Drive Seamless XPU Integration
- JCET’s CPO Solution Accelerates Efficiency and Bandwidth Breakthroughs in Data Interconnect
- Socionext Expands 3DIC Support with Advanced 3D Die Stacking and 5.5D in Packaging Portfolio
- Rebellions Debuts REBEL-Quad at Hot Chips 2025, breaking AI’s Energy Tax with High-Performance Chiplet Innovation