Ayar Labs Welcomes Intel Veteran Pooya Tadayon as VP of Packaging and Test
Tadayon to accelerate ecosystem development and scalability for high-volume delivery of in-package optical I/O for next-generation AI systems
SAN JOSE, Calif. – June 11, 2024 – Ayar Labs, the leader in optical interconnect solutions that move data at the speed of AI, today announced the appointment of Pooya Tadayon as its Vice President of Packaging and Test. Tadayon was formerly a Fellow and Director of Assembly & Test Pathfinding within Intel’s Assembly and Test Technology Development (ATTD) group.
Tadayon brings to Ayar Labs more than two and a half decades of experience, with a recent focus on advanced packaging technologies, as well as assembly and test solutions for co-packaged optics that can scale to high volume. He holds 47 patents and has over three dozen pending, in areas including test interconnect technology, thermal technology, and package/product architecture.
“The demand for photonics technology is rapidly increasing to meet the bandwidth and energy requirements of AI,” said Tadayon. “My goal at Ayar Labs is to accelerate assembly and test ecosystem maturation to support the volumes being projected for optical I/O in AI connectivity.”
Tadayon will lead the creation of an efficient OSAT (outsourced semiconductor assembly and test) process that will enable the photonics ecosystem and accelerate the adoption of Ayar Labs’ solutions.
“Pooya brings a strategic advantage to Ayar Labs with his deep expertise in solving complex packaging and testing challenges in large-scale, multi-die systems for high-volume manufacturing,” said Mark Wade, CEO and Co-Founder of Ayar Labs. “His pioneering work positions us to significantly increase production of our optical I/O solutions to millions of units of volume to meet the growing demand for AI scale-up fabrics.”
The company partners with the world’s leading OSATs to ensure its optical I/O solutions can be manufactured at scale and integrated seamlessly into AI systems. In recent years, Ayar Labs has also made significant investments in hiring test, validation and equipment engineers, purchasing wafer testers, and developing a suite of tests for the optical and electrical interfaces of its chiplets.
The addition of Tadayon to Ayar Labs’ team builds on the company’s momentum in the first half of 2024, including the addition of industry veterans to the company’s Board of Directors and a new CTO to accelerate growth. At OFC 2024, Ayar Labs demonstrated their optical I/O solution with the industry’s first CW-WDM MSA-compliant 16-wavelength light source capable of driving 256 optical carriers to achieve 16 Tbps of bi-directional bandwidth – a level that’s essential for AI workloads.
Ayar Labs is currently hiring for a number of engineering and manufacturing operations roles. To learn more about these and other career opportunities with Ayar Labs, visit ayarlabs.com/careers.
About Ayar Labs
Ayar Labs is the leader in optical interconnect solutions that move data at the speed of AI. Recognizing that the complexity and size of AI models are increasing at a rate that traditional interconnect technology cannot handle, the company has developed the industry’s first optical I/O solution that enables customers to maximize the compute efficiency and performance of growing AI infrastructure, while reducing costs, latency and power consumption. Based on open standards and optimized for both AI training and inference, Ayar Labs’ optical I/O solution is backed by a robust ecosystem that enables it to integrate smoothly into AI systems at scale. Ayar Labs was founded in 2015 and is funded by domestic and international venture capital firms, as well as strategic investors including GlobalFoundries, Hewlett Packard Pathfinder, Intel Capital, Lockheed Martin Ventures, and NVIDIA. For more information, visit www.ayarlabs.com
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Ayar Labs Showcases 4 Tbps Optically-enabled Intel FPGA at Supercomputing 2023
- Ayar Labs to Showcase the Future of AI Infrastructure with Fujitsu, Intel Foundry, Corning, and Altera
- Ayar Labs, with Investments from AMD, Intel Capital, and NVIDIA, Secures $155 million to Address Urgent Need for Scalable, Cost-Effective AI Infrastructure
- Ayar Labs Names Mark Wade CEO
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC