Droplet
A droplet is a complete semiconductor design delivered as manufacturing-ready design data rather than as a physical silicon die. The term is primarily used to describe a finished system-on-chip (SoC) or chiplet design that customers can manufacture through their own production channels.
A droplet typically contains the final physical layout of the design, its intellectual property cores, interface circuitry and electrostatic-discharge protection. It is generally delivered as a Graphic Design System (GDS) file or an equivalent foundry-ready design database.
The term is not formally standardized across the semiconductor industry. Its meaning may consequently vary between vendors.
Concept
A droplet occupies an intermediate position between a conventional semiconductor IP core and a physical chiplet.
A conventional IP core provides a reusable functional block that must be integrated with other components to create a complete integrated circuit. A droplet extends this model by supplying the physical design of an entire chip, chiplet or subsystem that is substantially ready for fabrication.
Unlike a physical chiplet, the droplet itself is not manufactured silicon. The customer receives the design files and remains responsible for fabrication, packaging and, depending on the commercial arrangement, final manufacturing sign-off.
Contents
A semiconductor droplet may include:
- a complete SoC, chiplet or subsystem design;
- hardened analog and digital macros;
- integrated semiconductor IP cores;
- input/output and interface circuitry;
- electrostatic-discharge protection;
- power-management and monitoring functions;
- physical layout information;
- process-specific implementation data; and
- documentation required for integration and manufacturing.
The exact contents depend on the vendor, application and foundry process.
Comparison with other semiconductor deliverables
| Characteristic | IP core | Droplet | Chiplet |
|---|---|---|---|
| Delivered as | Design files | Complete manufacturing-ready design | Physical unpackaged die |
| Typical scope | Individual function or subsystem | Finished chip, chiplet or major subsystem | Manufactured functional component |
| Physical silicon supplied | No | No | Yes |
| Customer fabrication required | Yes | Yes | No |
| Integration work | Usually extensive | Reduced, but still required | Primarily package-level |
| Process dependency | Soft IP may be portable; hard IP is process-specific | Generally process-specific | Already fabricated |
| Typical commercial model | Licence and royalties | Design licence, manufacturing rights or custom agreement | Component purchase or supply agreement |
Difference from a chiplet
A chiplet is a physical semiconductor die designed for integration with other dies in a common package. It may be mounted on an organic substrate, silicon interposer or redistribution layer, or vertically stacked in a 3D configuration.
A droplet, by contrast, is the digital representation of a finished semiconductor design. It can potentially be manufactured as a standalone chip or as a chiplet, but no physical die is supplied as part of the droplet itself.
The distinction can be summarized as follows:
A chiplet is manufactured silicon; a droplet is a design that can be manufactured as silicon.
This approach allows customers with established foundry and packaging relationships to control their own manufacturing flow while acquiring a substantially complete design from an external provider.
Difference from a hard macro
A hard macro is a physical implementation of a specific semiconductor IP function, optimized for a particular manufacturing process. Examples include analog-to-digital converters, phase-locked loops, memory blocks and high-speed interface PHYs.
A droplet may contain several hard macros, but its scope is broader. It represents an entire chip, chiplet or self-contained subsystem rather than an individual functional block.
Some industry observers nevertheless use droplet more broadly for a hardened subsystem that cannot operate independently and must be surrounded by other functions. Under this interpretation, the boundary between a droplet and a large hard macro is not always clear.
Related Blogs
Featured Content
- Powerlattice Demonstrates Industry’s First Monolithic IVR Chiplet to Break the AI Power Wall
- Von Aredenne Addresses Semiconductor Panel-Level Packaging Market with New HiPIMS Deposition Solution
- The AI Packaging Challenge: 5 Reasons Panels Are Gaining Momentum
- PFN and Tenstorrent Selected for NEDO Project on “xPU Design and Development Incorporating Photonics Electronics Integration Technology”
- Embodied Emissions of 2.5D and 3D Scaling in Chipletized GPUs for Low-Carbon AI
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Tenstorrent Releases Open Source Beta of the Open Chiplet Atlas® (OCA) Harness
- Building Out Advanced Packaging Portfolio, JCET Delivers Steady Revenue Growth and Improved Profitability in Q3 YTD 2026
- Egis Group and SiPearl Sign Strategic Cooperation and Investment Agreements to Expand Opportunities on a Global Scale
- Unigen Expands AI Module and Server Compute Collaboration to EdgeCortix RAIDEN Platform
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA
- Amkor Technology and NVIDIA Advance Strategic Partnership for AI Infrastructure
- Siemens expands agentic AI collaboration to tackle 3D IC power and thermal challenges with NVIDIA