Sign In
English
US - English
China - 简体中文
Chiplets
Accelerator
Automotive
AI
FPGA
IO
Memory Controller & PHY
Memory
Processors
RF
Serdes
Chiplet-Ready IP
Accelerator
Automotive
AI
FPGA
IO
Memory Controller & PHY
Memory
Processors
RF
Serdes
Ecosytem
Chiplet Vendors
IP Vendors
Advanced Packaging
EDA Tool Suppliers
OSAT
Equipment
Standard
Process
Interconnect
Chiplet Integrators
Photonics
Services
Production Services
ASIC Design
Insights
Industry updates
Expert perspectives
Technical Library
Technical Papers
Videos
Slides
Wiki
Heterogeneous Packaging Technologies for Chiplet and Memory Integration
By Yan Li, WooPoung Kim
Samsung Semiconductor Inc. San Jose, USA
Table of Content
Heterogeneous Packaging Technologies for Chiplet and Memory Integration
Outline
Introduction - Advanced Packaging techniques are utilized to meet the market needs
Introduction - Chiplet; Heterogenous integration; die stacking
Introduction - Technical and Logistic Challenges
Introduction - Technical and Logistic Challenges
Introduction - Technical and Logistic Challenges
Chiplet Based Heterogeneous Integration Platform
Chiplet Based Heterogeneous Integration Platform
Innovative Memory Integration Solutions - 3D Memory Integration
Innovative Memory Integration Solutions - 3D Custom HBM
Innovative Memory Integration Solutions - HCB replacing TCB in 3D die stacking
Innovative Memory Integration Solutions - HCB replacing TCB in HBM
Innovative Memory Integration Solutions
Novel Integrated Stack Capacitors (ISC) integration
Novel Integrated Stack Capacitors (ISC) integration
Novel Integrated Stack Capacitors (ISC) integration
Conclusion
×
Unlock this presentation
Sign In
Register for Free
