Defining The Chiplet Socket
The industry may have started with the wrong approach for enabling a third-party chiplet ecosystem, but who will step in and fix it?
By Brian Bailey, semiengineering.com (August 29th, 2024)
Experts At The Table: The semiconductor industry has been buzzing with the possibilities surrounding chiplets, but so far this packaging technology has been confined to large semiconductor companies that are vertically integrated. The industry has been attempting to open this up to a broader group of people. To work out what this means for chiplets, and what standardization will be required, Semiconductor Engineering sat down with Elad Alon, CEO Blue Cheetah; Mark Kuemerle, vice president of technology at Marvell; Kevin Yee, senior director of IP and ecosystem marketing at Samsung; Sailesh Kumar, CEO of Baya Systems; and Tanuja Rao, executive director, business development at Synopsys. What follows are excerpts of that discussion, which was held at the Design Automation Conference.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- Delvitech Expands Into Microelectronics and Chiplet Segments through its AI-based platform, Revolutionizing the inspection of the Entire Electronics Manufacturing Industry
- VeriSilicon: At present, the company's chiplet business is progressing smoothly
- Developing the Framework of Chiplet Economy with Nandan, Baya Systems
- Major Advancement in Applied Research: FMD Launches the Chiplet Application Hub
Latest News
- AI Chip Packaging Pushes Beyond Reticle Limits, with CoWoS-L Set to Remain the Mainstream Advanced Packaging Solution Through 2028
- onsemi Introduces the Embedded Power Platform, a Breakthrough Architecture for the AI Era
- GlobalFoundries and Marvell expand collaboration for next-generation optical connectivity
- NewPhotonics® and Tower Semiconductor Begin High-Volume Shipments of Laser-Integrated, Serviceable Optical Engine PICs for Scale-Out and Scale Up AI Interconnect
- Avicena to Demonstrate World’s First Connectorized microLED Optical Interconnect for AI Infrastructure at ECOC 2026