Defining The Chiplet Socket
The industry may have started with the wrong approach for enabling a third-party chiplet ecosystem, but who will step in and fix it?
By Brian Bailey, semiengineering.com (August 29th, 2024)
Experts At The Table: The semiconductor industry has been buzzing with the possibilities surrounding chiplets, but so far this packaging technology has been confined to large semiconductor companies that are vertically integrated. The industry has been attempting to open this up to a broader group of people. To work out what this means for chiplets, and what standardization will be required, Semiconductor Engineering sat down with Elad Alon, CEO Blue Cheetah; Mark Kuemerle, vice president of technology at Marvell; Kevin Yee, senior director of IP and ecosystem marketing at Samsung; Sailesh Kumar, CEO of Baya Systems; and Tanuja Rao, executive director, business development at Synopsys. What follows are excerpts of that discussion, which was held at the Design Automation Conference.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- European Chiplet Innovation: APECS Pilot Line starts Operation in the Framework of the EU Chips Act
- Fraunhofer IAF expands technology capabilities for chiplet innovations within the APECS pilot line
- Cadence Rolls Out System Chiplet to Reorganize the SoC
- Opportunities Unleashed by Chiplet Technology: A New Era for the Semiconductor Industry
Latest News
- Lam Research and CEA-Leti Expand Research and Development Collaboration to Advance Fabrication of Specialty Technologies
- Marvell Completes Acquisition of Celestial AI
- Chiplet Summit Announces Keynote Speakers
- CoAsia SEMI Commences Supply of 3D IC SoCs: Korea’s First Case, Positioning 3D IC as the Next HBM
- Eliyan Secures $50 Million in Strategic Investments from Leading Hyperscalers and AI Infrastructure Providers to Accelerate Scalable AI Systems