India’s OSAT-ATMP Build-Out: From Legacy Packages to 2.5D
By Yashasvini Razdan, EE Times | August 26, 2026
Hyderabad, India–based Advanced System in Package (ASIP) Technologies has begun construction of an outsourced semiconductor assembly and test (OSAT) facility in Visakhapatnam, Andhra Pradesh, with Korean partner APACT, targeting production within 18 months. The project is part of a broader Indian push that has led to the approval of nine semiconductor packaging projects under the India Semiconductor Mission 1.0 (ISM 1.0), a government program with a $10 billion outlay spanning memory assembly, legacy packaging, power devices, flip-chip, and early advanced packaging.
The Andhra Pradesh state government has approved the ASIP project at ₹2,500 crore (~$300 million at the time of approval). In an exclusive conversation with EE Times, ASIP Technologies CEO Venkata Simhadri said the plant will begin with flip-chip ball-grid array (BGA) and wire-bond packaging, with 2.5D packaging targeted for 2030.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- GUC Launches Next - Generation 2.5D/3D APT Platform Leveraging TSMC’s Latest 3DFabric® and Advanced Process Technologies
- ASMPT and IBM Deepen Collaboration to Advance Bonding Methods for Chiplet Packages for AI
- Alchip Opens 3DIC ASIC Design Services
- SEMIFIVE Strengthens AI ASIC Market Position Through IPO “Targeting Global Markets with Advanced-nodes, Large-Die Designs, and 3D-IC Technologies”
Latest News
- India’s OSAT-ATMP Build-Out: From Legacy Packages to 2.5D
- Nvidia’s Inference Pivot Reaches Rebellions in Korea
- AMD to Bring UCIe Connectivity to Select AMD Versal Adaptive SoCs
- TSMC’s HBM-Packaging Yield Issues Help Intel, Analysts Say
- Qnity Expands AI-Driven Advanced Packaging Capabilities with End-to-End Process Solutions