The Chiplet Revolution
Reducing demands on a single chip by using smaller chips dedicated to specific functions.
When Mark Kuemerle, vice president of technology at semiconductor manufacturer Marvell, needed to familiarize some new engineering hires with one of the challenges facing their industry, he borrowed a bunch of LEGO blocks from his kids. He presented the group with a select number of mismatched blocks. The pieces, Kuemerle explained to his new initiates, were meant to represent different chips with particular functions.
Traditionally, all the critical components of a semiconductor have been packaged onto a single piece of silicon, an approach called homogeneous integration. The exercise Kuemerle proposed reflected a design strategy called heterogeneous integration, which pulls together different chips, known as chiplets, with their own specific functions. These chiplets can vary not only in terms of what they are designed to do, but also in their size and specifications. A memory chip might be relatively small, for example, and one designed for machine learning tasks much larger.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- The Chiplet Revolution
- UCIe and Automotive Electronics: Pioneering the Chiplet Revolution
- Silicon Creations is Enabling the Chiplet Revolution
- The Future of Chiplet Reliability
Latest Blogs
- AMI Outlines Full Support for Arm Total Design Chiplet Architecture to Custom Silicon Designers and Producers at APAC ATD Summit
- Faster, More Collaborative SoC and Chiplet Architecture Exploration: Introducing Synopsys Platform Architect Development Kit (PADK)
- Multi-Die Design Challenges: Industry Leaders Provide Insights and Guidance
- UCIe Full SI Analysis Flow with Compliance Check for Heterogeneous Integration
- Foundry 2.0 – the New Path Forward for Moore’s Law