The multiphysics challenges of 3D IC designs
By John Ferguson, Siemens
EETimes (August 9, 2024)
The semiconductor industry has integrated ever more functionality into smaller footprints and is starting to build upward. With the rise of three-dimensional integrated circuits (3D ICs), designers can pack more processing power and functionality into smaller spaces. However, this new dimension brings with it a host of challenges, including mechanical stresses and thermal effects, that affect electrical behavior.
In traditional IC or system-on-chip (SoC) designs, these impacts are largely safeguarded by the fact that all devices are on a common silicon die. With a few appropriate design rules to keep devices sufficiently separated from local impacts, designers can ensure that most impacts are minimized or avoided. Simply by extracting some additional device parameters, further gross deficiencies can be flagged for review, enabling any additional concerns to be captured during post-layout simulation. Unfortunately, when it comes to the world of 3D IC design, those safe-guards are no longer practical.
Unlike traditional ICS, 3D ICs stack multiple individual chiplets, which can be built on with different process nodes and interconnected using vertical interconnect accesses (vias), to create a single, compact package.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- Energy-/Carbon-Aware Evaluation and Optimization of 3-D IC Architecture With Digital Compute-in-Memory Designs
- Reliability challenges in 3D IC semiconductor design
- TA3D: Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical Path
- On hardware security and trust for chiplet-based 2.5D and 3D ICs: Challenges and Innovations
Latest Technical Papers
- Die-Level Transformation of 2D Shuttle Chips into 3D-IC for Advanced Rapid Prototyping using Meta Bonding
- STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
- MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
- FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
- ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification