NoCs and the transition to multi-die systems using chiplets
By Ashley Stevens, Arteris
EDN (August 2, 2024)
Monolithic dies have long been used in integrated circuit (IC) design, offering a compact and efficient solution for building application-specific integrated circuits (ASICs), application-specific standard parts (ASSPs) and systems-on-chip (SoCs). Traditionally favored for simplicity and cost-effectiveness, these single-die systems have driven the semiconductor industry’s advancements for decades.
However, as the demand for more powerful and versatile technology grows, the limitations of monolithic dies, particularly in terms of scalability and yield, become increasingly significant. This challenge has prompted a shift toward multi-die systems using chiplets.
Emerging trends in multi-die systems
The semiconductor industry is shifting toward multi-die architectures using chiplets to enable more flexible, scalable, and efficient designs. This transition involves a change in physical architecture and collaborative innovation among various ecosystem players to integrate diverse technologies into a single system.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related Technical Papers
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets
- The Next Frontier in Semiconductor Innovation: Chiplets and the Rise of 3D-ICs
- Intel Delivers Cutting-Edge Process Technologies to the Data Center with Intel 18A and Advanced Chiplet Packaging
Latest Technical Papers
- Taking 3D IC Heterogeneous Integration Mainstream
- CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
- Three-dimensional photonic integration for ultra-low-energy, high-bandwidth interchip data links
- Defect Analysis and Built-In-Self-Test for Chiplet Interconnects in Fan-out Wafer-Level Packaging
- ARCAS: Adaptive Runtime System for Chiplet-Aware Scheduling