UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
By Debendra Das Sharma, UCIe Consortium Chairman
UCIe™ (Universal Chiplet Interconnect Express™) is an open industry that defines the interconnect offering high-bandwidth, low-latency, power-efficient, and cost-effective on-package connectivity between chiplets.
The UCIe 1.1 Specification delivers valuable improvements that extend reliability mechanisms, provide enhancements for the automotive industry, enable lower-cost implementations, and establish compliance and interoperability testing specifications to establish a vibrant chiplet ecosystem.
During this presentation, Debendra Das Sharma, UCIe Consortium Chairman, will provide an update on the UCIe Consortium and highlight progress in the specification.
Related Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
Related Videos
- Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
- The UCIe 1.1 Specification: Our Journey Toward Building an Open Ecosystem of Chiplets
- Webinar on UCIe 2.0: Redefining the Chiplet Interoperability
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
Latest Videos
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Speeding Up Die-To-Die Interconnectivity
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging