UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
By Debendra Das Sharma, UCIe Consortium Chairman
UCIe™ (Universal Chiplet Interconnect Express™) is an open industry that defines the interconnect offering high-bandwidth, low-latency, power-efficient, and cost-effective on-package connectivity between chiplets.
The UCIe 1.1 Specification delivers valuable improvements that extend reliability mechanisms, provide enhancements for the automotive industry, enable lower-cost implementations, and establish compliance and interoperability testing specifications to establish a vibrant chiplet ecosystem.
During this presentation, Debendra Das Sharma, UCIe Consortium Chairman, will provide an update on the UCIe Consortium and highlight progress in the specification.
Related Videos
- Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
- The UCIe 1.1 Specification: Our Journey Toward Building an Open Ecosystem of Chiplets
- Webinar on UCIe 2.0: Redefining the Chiplet Interoperability
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
Latest Videos
- Revolutionizing SoC Design: The Shift to Chiplet-Based Architectures
- Embedded World, Nuremberg: Arm’s Suraj Gajendra on AI, Chiplets, and the Future of Automotive Compute
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
- Machine Learning Applications in EDA for Chiplet Reliability