UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
By Debendra Das Sharma, UCIe Consortium Chairman
UCIe™ (Universal Chiplet Interconnect Express™) is an open industry that defines the interconnect offering high-bandwidth, low-latency, power-efficient, and cost-effective on-package connectivity between chiplets.
The UCIe 1.1 Specification delivers valuable improvements that extend reliability mechanisms, provide enhancements for the automotive industry, enable lower-cost implementations, and establish compliance and interoperability testing specifications to establish a vibrant chiplet ecosystem.
During this presentation, Debendra Das Sharma, UCIe Consortium Chairman, will provide an update on the UCIe Consortium and highlight progress in the specification.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
- The UCIe 1.1 Specification: Our Journey Toward Building an Open Ecosystem of Chiplets
- Webinar on UCIe 2.0: Redefining the Chiplet Interoperability
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems