Webinar on UCIe 2.0: Redefining the Chiplet Interoperability
Discover how Universal Chiplet Interconnect Express (UCIe) 2.0 is revolutionizing chiplet design and scalability in modern semiconductors. This webinar delves into the latest advancements, performance enhancements, and ecosystem benefits introduced in UCIe 2.0. Learn how this cutting-edge standard enables seamless integration of heterogeneous components, optimizes power efficiency, and accelerates time-to-market for innovative semiconductor solutions. Join industry experts to explore real-world use cases, technical insights, and the future potential of chiplet-based architectures powered by UCIe 2.0. Whether you’re a chip designer, systems architect, or technology enthusiast, this webinar will provide valuable knowledge to stay ahead in the evolving semiconductor landscape.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
- Keysight UCIe Chiplet PHY Designer Demo
Latest Videos
- DAC 2025: Arteris CMO Michal Siwinski Debunks Chiplet Misunderstandings
- DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
- The Chiplet Problem No One Talks About
- Scaling Open Compute: RISC-V, Chiplets, and the Future of AI and Robotics
- Scale-out Chiplet Based Systems: Design, Architecture and Pathfinding