Strategies devised to shift-left verification of Chiplet Disaggregation Design