Floor-Planning Evolves Into The Chiplet Era
Automatically mitigating thermal issues becomes a top priority in heterogeneous designs.
By Karen Heyman, Semiengineering (July 25, 2024)
3D-ICs and heterogeneous chiplets will require significant changes in physical layout tools, where the placement of chiplets and routing of signals can have a big impact on overall system performance and reliability.
EDA vendors are well aware of the issues and working on solutions. Top on the list of challenges for 3D-ICs is thermal dissipation. Logic typically generates the most heat, and stacking logic chiplets on top of other logic chiplets requires a way to dissipate that heat. In a planar SoC, this is typically handled through a heat sink or the substrate. But in a 3D-IC, the substrate needs to be thinned out to minimize the distance that signals must travel, which reduces the substrate’s ability to transfer heat. In addition, heat can become trapped between chiplets, so a heat sink is no longer an option. The way around this is to carefully configure different layers so that heat is spread out across the chip, or confined to an area where it can be effectively removed, and this needs to be built into the automation tools.
“The transition to a chiplet design paradigm will impact modern place-and-route design flows, requiring an optimization of logical partitions among chiplets,” said Tony Chan Carusone, chief technology officer at Alphawave Semi. “This means the place-and-route design flow for chiplet-based systems must consider multi-die integration, the potential for heterogeneous technologies, and manage the complexity of high-density die-to-die interconnects. This will require awareness of the possibilities and constraints offered by different fabrication and packaging technologies.”
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Metrology And Inspection For The Chiplet Era
- Partitioning In The Chiplet Era
- Lightmatter Joins UALink™ Consortium to Propel AI Interconnect into the Photonic Era
- Opportunities Unleashed by Chiplet Technology: A New Era for the Semiconductor Industry
Latest News
- Untether AI Enters Into a Strategic Agreement with AMD
- Alphawave Semi Tapes Out Breakthrough 36G UCIe™ IP on TSMC 2nm, Unlocking Foundational AI Platform IP on Nanosheet Processes
- How Secure Are Analog Circuits?
- Sarcina Technology advances photonic package design to address key data center challenges
- Imec demonstrates 16nm pitch Ru lines with record-low resistance obtained using a semi-damascene integration approach