Call for Participation (CFP) Open Framework for Chiplet Eco-system Virtual Prototyping
Open Chiplet Economy (OCE) invites stakeholders from across the semiconductor industry – including chiplet, multi-die, IP, EDA, and hardware/software co-design organizations – from industry, research labs, and academia – to participate in shaping a vendor-neutral open framework to accelerate front-end of the System-in-Package design & development pipeline.
Why this Matters:
Systems-in-package (SIPs) consisting of multiple dies and chiplets deliver 10x more functionality than traditional monolithic chips. This capability enables innovative solutions for diverse and urgent needs in scientific computing, automotive, edge computing, and aerospace/defense.
A robust, multi-vendor virtual eco-system – established early in the planning and prototyping phase – is one key driver for a thriving multi-vendor chiplet eco-system.
The goals of an open framework are:
- Build a larger pool of design options with well-understood evaluation methodologies
- Explore architecturally interoperable choices with higher confidence and speed
- Accelerate early-stage business and technical decisions at reduced effort and risk
- Build upon and leverage existing tools and environments
The framework empowers organizations to collaborate within a larger virtual shared eco-system while continuing to innovate and differentiate in their specialized domains to drive their business success. Overall this drives market growth, accelerates time-to-revenue, ensures better product-market fit, and lowers NRE.
Motivation and benefits refer to https://bit.ly/47Xge6B
For proposed draft framework refer to https://bit.ly/4nEGs2m
How to Participate:
- Contact Virtual.Proto@ocproject.net
- Join one or more open-forum meetings, weekly 1-hour, from Nov 2025 through early 2026
- Share your perspectives on goals, benefits, and an open framework.
- Review and provide feedback on proposals from other contributors.
- Jointly contribute to defining an open framework that works for stakeholders
Sincerely,
Anu Ramamurthy, Co-lead Open Chiplet Economy, project under Open Compute Project
Raghu Shankar, Lead Business workstream, OCE
More Information:
- OCE Wiki site: https://www.opencompute.org/w/index.php?title=Server/OpenChipletEconomy
- Open systems for AI workshop (Session #3): https://www.opencompute.org/events/past-events/ocp-aiml-it-infrastructure-silicon-workshop
- Deck: https://drive.google.com/file/d/1lsUX4Autk-Xt35zycQ1250fMhkJapbfX/view?usp=drive_link
- Video Virtual chiplet prototyping starts at min 34:00: https://www.youtube.com/watch?v=Pg82RjT84nU
- Attend OCP Global Summit session “Accelerating Early-Stage Exploration with Virtual Prototyping for a Flourishing Multi-Vendor Chiplet Economy” , Wed, October 15, 2025 in San Jose, CA https://2025ocpglobal.fnvirtual.app/a/schedule/
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- Accelerating Early-Stage explorations with Virtual Prototyping for a thriving multi-vendor chiplet ecosystem
- An Open Framework for exploring Architecture Interoperability driving multi-vendor Chiplet Eco-systems
- UCIe InterOp Testchip Unleashes Growth of Open Chiplet Ecosystem
- Advancing the Open Chiplet Ecosystem with UCIe 2.0
Latest Blogs
- Call for Participation (CFP) Open Framework for Chiplet Eco-system Virtual Prototyping
- Inside the Chiplet Revolution: How Arm’s Compute Subsystems Platform is Democratizing Custom AI Silicon
- The Chiplet Calculus: Navigating the Integration Crisis at the Hardware.AD Frontier
- Why Electrical Design Matters in Chiplet Architectures – Part Two: UCIe Latency and Security
- From Blocks to Systems: Understanding Chiplets in SoC Design