Heterogeneous Integration Technologies for Artificial Intelligence Applications
By Madison Manley; Ashita Victor; Hyunggyu Park; Ankit Kaul; Mohanalingam Kathaperumal; Muhannad S. Bakir
School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332 USA
The rapid advancement of artificial intelligence (AI) has been enabled by semiconductor-based electronics. However, the conventional methods of transistor scaling are not enough to meet the exponential demand for computing power driven by AI. This has led to a technological shift toward system-level scaling approaches, such as heterogeneous integration (HI). HI is becoming increasingly implemented in many AI accelerator products due to its potential to enhance overall system performance while also reducing electrical interconnect delays and energy consumption, which are critical for supporting data-intensive AI workloads. In this review, we introduce current and emerging HI technologies and their potential for high-performance systems. We then survey recent industrial and research progress in 3-D HI technologies that enable high bandwidth systems and finally present the emergence of glass core packaging for high-performance AI chip packages.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related Technical Papers
- Workflows for tackling heterogeneous integration of chiplets for 2.5D/3D semiconductor packaging
- Advancing Trustworthiness in System-in-Package: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration
- Five Workflows for Tackling Heterogeneous Integration of Chiplets for 2.5D/3D
- Co-Optimization of Power Delivery Network Design for 3-D Heterogeneous Integration of RRAM-Based Compute In-Memory Accelerators
Latest Technical Papers
- Chiplet-Based Techniques for Scalable and Memory-Aware Multi-Scalar Multiplication
- Co-Optimization of Power Delivery Network Design for 3-D Heterogeneous Integration of RRAM-Based Compute In-Memory Accelerators
- Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
- PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
- 3D integration of pixel readout chips using Through-Silicon-Vias