Electrothermal co-optimization of 2.5D power distribution network with TTSV cooling
By Yang Wang, Changle Zhi, Gang Dong, Daihang Liu, Deguang Yang & Zhangming Zhu
Xidian University, China
Abstract
Thermal and power integrity management remains a fundamental challenge in 2.5-dimensional (2.5D) integrated microsystem design. This paper proposes an electrothermal co-optimization design methodology for a 2.5D power distribution network with thermal through silicon via (TTSV) cooling. A hybrid metaheuristic optimization algorithm is presented to optimize the multi-objective function in terms of both the electrothermal properties and manufacturing cost. The proposed approach achieves an optimal solution (minimum fitness value = 310.3) for TTSV scaling and chiplet placement, albeit with increased computational complexity. Compared to the finite element simulation results, the average absolute errors of the impedance and temperature values obtained from the optimization are 3.97 and 0.35, respectively. The proposed method is effective in enhancing thermal management, satisfying power and signal integrity requirements, and minimizing manufacturing costs.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- Co-Optimization of Power Delivery Network Design for 3-D Heterogeneous Integration of RRAM-Based Compute In-Memory Accelerators
- Energy-/Carbon-Aware Evaluation and Optimization of 3-D IC Architecture With Digital Compute-in-Memory Designs
- CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
- Low-Loss Integration of High-Density Polymer Waveguides with Silicon Photonics for Co-Packaged Optics
Latest Technical Papers
- Electrothermal co-optimization of 2.5D power distribution network with TTSV cooling
- Thermal Issues Related to Hybrid Bonding of 3D-Stacked High Bandwidth Memory: A Comprehensive Review
- Resister: A Resilient Interposer Architecture for Chiplet to Mitigate Timing Side-Channel Attacks
- Quantum Dot DBR Lasers Monolithically Integrated on Silicon Photonics by In-Pocket Heteroepitaxy
- AuxiliarySRAM: Exploring Elastic On-Chip Memory in 2.5D Chiplet Systems Design