Architecture-stage EDA Tool VisualSim to Design UCIe-based Multi-die SoC
By Mirabilis Design
While performance is the key factor for commercial success of any semiconductor chip, the development cost and time plays an even more critical role in the successful launch of the chip. Extremely complex and expensive semiconductor fabrication technologies such as nano-sheet FETs are used today at 3 nm and 2 nm technology nodes. Due to which the development cost of complex monolithic SoC made at these nodes is spiraling to unacceptable levels, suggesting complete SoC on a monolithic silicon die is no longer economically-feasible. It is becoming extremely challenging to achieve acceptable production yield rate by the most advanced semiconductor chip foundries for large die size monolithic chips. IP functional blocks such as analog, power management and interface reap no benefits at deep nodes; alternatively making them at mature nodes such as 28nm is more beneficial. With economy of scale not working for monolithic ICs, Chip industry is rapidly migrating to multi-die heterogeneous integration of dies from different vendors made at different nodes packaged in a single 3D and 2.5D chips. This trend throws big challenge of advanced packaging as well as increase in complexity of design. Stakeholders in this industry have come together to find common standards for this fast-emerging market. Universal Chiplet Interconnect Express (UCIe) is the new die-to-die (D2D) interconnect open-standard widely adopted by the semiconductor industry.
To address the multifaceted challenges of designing multi-die SoC, Mirabilis Design provides an EDA software solution named VisualSim Architect to simulate the complete SoC performance virtually and run all the tests similar to running on the physical product. The latest VisualSim Architect integrates full support for UCIe based heterogeneous 3D semiconductor development for range of applications. VisualSim UCIe supports the latest updates, timing, and power of proprietary and commercial 3D UCIe IP.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related Technical Papers
- RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
- NoCs and the transition to multi-die systems using chiplets
- IP for 3D Multi-Die Designs
- CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
Latest Technical Papers
- Taking 3D IC Heterogeneous Integration Mainstream
- CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
- Three-dimensional photonic integration for ultra-low-energy, high-bandwidth interchip data links
- Defect Analysis and Built-In-Self-Test for Chiplet Interconnects in Fan-out Wafer-Level Packaging
- ARCAS: Adaptive Runtime System for Chiplet-Aware Scheduling