Data Routing In Heterogeneous Chip Designs
Ensuring data gets to where it's supposed to go at exactly the right time is a growing challenge for design engineers and architects developing heterogeneous systems. There is more data moving around these chips with dozens of targets, which makes routing signals much more complicated. Ronen Perets, senior product marketing manager at Cadence Design Systems, talks with Semiconductor Engineering about some of the new problems engineers are likely to encounter with multi-vendor chiplets, what can happen when communication is not consistent, and the impact of multiple communications links between each routing node.
Related Videos
- Heterogeneous 2.5/3D Chip Design Requires Integrated Tools
- Analyzing Packet Data Flow in Chiplet Based SoCs
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
Latest Videos
- The Democratization of Co-Design (DeCoDe) for Energy-Efficient Heterogeneous Computing
- With Moore’s Law Slowing Down—Chiplets Rebooting The Semiconductor Industry, BJ Han - Silicon Box
- Trends in 2025 Chiplet Design
- Custom Tool Development Strategies for Chiplet Reliability
- Imec Automotive Chiplet Forum 2025: Interview with Arm's John Kourentis