Analyzing Packet Data Flow in Chiplet Based SoCs
By Honnappa Nagarahalli, Arm
CPU vendors have introduced chiplet based SoCs with several advantages. The chiplets within the SoCs are connected together with additional interconnects. These additional interconnects introduce additional latencies compared to monolithic SoCs. This session analyses the packet flow in a typical chiplet based SoC while using DPDK. It identifies the flows where the latencies are introduced. It will introduce solutions based on the features in Arm products implemented based on industry standards.
Related Videos
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Enabling Sustainable AI Datacenters with Arm based Chiplets
- Charting Architectural Innovation in the Chiplet Era with OCP's Cliff Grossner
- China's Chiplet Revolution: A Game Changer in Semiconductor Industry
Latest Videos
- GSCM 2024: Interview with A.M. Fitzgerald and Associates' Alissa Fitzgerald
- Electronica 2024 - Shaping the Future of Automotive Electronics with Chiplets and Sustainability
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Accelerating AI Innovation with Arm Total Design: A Case Study
- The Rise of The Hublet™ & FPGA Chiplets