Analyzing Packet Data Flow in Chiplet Based SoCs
By Honnappa Nagarahalli, Arm
CPU vendors have introduced chiplet based SoCs with several advantages. The chiplets within the SoCs are connected together with additional interconnects. These additional interconnects introduce additional latencies compared to monolithic SoCs. This session analyses the packet flow in a typical chiplet based SoC while using DPDK. It identifies the flows where the latencies are introduced. It will introduce solutions based on the features in Arm products implemented based on industry standards.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Enabling Sustainable AI Datacenters with Arm based Chiplets
- Charting Architectural Innovation in the Chiplet Era with OCP's Cliff Grossner
- China's Chiplet Revolution: A Game Changer in Semiconductor Industry
Latest Videos
- Optical Connectivity At 224 Gbps
- Proximity is all You Need – Two Tricks for Chiplet Interconnects
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP