Heterogeneous 2.5/3D Chip Design Requires Integrated Tools
The latest high performance chips often employ 2.5D and 3D chip technologies like chiplets to deliver their functionality within the required cost, power and performance requirements. Companies are moving from system-based optimization to design-based optimization as system design and packaging become more complex.
Kevin Rinebold, Account Technology Manager for Advanced Packaging at Siemens EDA talked about the changes in the industry and Siemens’ tools that address this space and the Siemens “cockpit.”
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Data Routing In Heterogeneous Chip Designs
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
- Chiplets – The next generation chip design trend beyond Moore’s Law
Latest Videos
- Chiplets with eFlash IP
- Accelerating Software Development for High Performance Chiplet-based Compute Using Virtual Prototype
- Building an Interoperable Chiplet Ecosystem through Golden Die Validation with Pre Silicon Correlation
- Advanced Packaging Techniques (Semi 101)
- The Growing Chiplet Ecosystem: Collaboration, Innovation, and the Next Wave of UCIe™ Adoption