Cache Coherency in Heterogeneous Systems
Why maintaining flexibility in coherency is essential in heterogeneous designs. Andy Nightingale, vice president of product management and marketing at Arteris, talks with Semiconductor Engineering about the need to build cache coherency into designs in a way that minimizes any loss in performance, while also maintaining flexibility to allow different processing elements to be prioritized as needed.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Data Routing In Heterogeneous Chip Designs
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
- Balaji Baktha, Paving the Road Ahead RISC V and Chiplet Technologies in Modern Automotive & More
- Multi-Die Systems Set the Stage for Innovation
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems