Chiplets: Design, Test, & Manage Data
Nilesh Kamdar, General Manager at Keysight EDA, talks about these in his keynote presentations at the 2025 Chiplet Summit. He touches on simulation, interoperability testing and managing chiplet data.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
- Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
- How Chiplets will Revolutionize the Electronic Design World
- Chiplets – The next generation chip design trend beyond Moore’s Law
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems