UCIe Based Chiplet Ecosystem Interoperable Testbench for Multi Vendor IP Integration
By Luis E. Rodriguez, Senior Technical Product Manager, Siemens and Prashant Dixit, Architect, Siemens
The chiplet ecosystem and standards are still in their infancy. Consequently, official interoperability and compliance programs from groups like the UCIe Working Group are not yet available. It usually takes a few years after a spec is published for such programs to begin, since silicon isn't available immediately. This creates risk for early adopters but also opens opportunities for early design collaboration.
We describe a simulation-based interoperability program that integrates UCIe IP from two companies into a simulation environment, focusing on LogPhy and D2D interoperability in two stages. Verification IP for UCIe is used to create test cases and drive traffic through RDI and FDI interfaces. We discuss the challenges during the interoperability effort, test cases created, and results. We also explore how other companies can join similar efforts to accelerate UCIe adoption and rollout.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Paving the way for the Chiplet Ecosystem
- UCIe Progress Report: Big Enhancements, IP Maturity, and Ecosystem Interoperability
Latest Videos
- Rearchitecting AI Infrastructure with General Purpose and Accelerator Chiplets
- UCIe Based Chiplet Ecosystem Interoperable Testbench for Multi Vendor IP Integration
- From ASIC Startups to Chiplets: Decades of Semiconductor Leadership and Innovation | Kash Johal
- Chiplet Quilting for the Age of Inference
- DreamBig Semiconductor's Journey From Seed to Series B Funding for Their Multi-Die AI Chiplet