How Chiplets will Revolutionize the Electronic Design World
An EDACafé interview with Stephen Slater, Product Line Manager, Keysight EDA.
Listen to Keysight EDA’s Stephen Slater explain the disruptive impact of chiplet design methodology and discuss the new Chiplet PHY Designer simulation tool for the Universal Chiplet Interconnect Express (UCIe) interconnect standard.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Multi-Die Systems Set the Stage for Innovation
- Why chiplet will transform the semiconductor ecosystem from design to packaging?
- Chiplets – The next generation chip design trend beyond Moore’s Law
- Embedded World, Nuremberg: Arm’s Suraj Gajendra on AI, Chiplets, and the Future of Automotive Compute
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs