Coding approaches for increasing reliability and energy efficiency of 3D technologies
In this video, Prof. Alberto Garcia-Ortiz presents a low-power coding framework designed specifically for heterogeneous 3D ICs, where interconnect power is a major bottleneck. The framework integrates technology-aware energy models and real data statistics, delivering dynamic, configurable encoding strategies. Tests with realistic 3D profiles and ML workloads demonstrate up to 4.6× energy savings in NoC links with minimal area overhead.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Chiplets and Next-gen Packaging Technologies in University Education
Latest Videos
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- Rearchitecting AI Infrastructure with General Purpose and Accelerator Chiplets
- UCIe Based Chiplet Ecosystem Interoperable Testbench for Multi Vendor IP Integration
- From ASIC Startups to Chiplets: Decades of Semiconductor Leadership and Innovation | Kash Johal