Baya Systems AI-optimized chiplet interconnects at Embedded World 2025 WeaverPro, WeaveIP RISC-V HPC
At Embedded World 2025, Baya Systems showcased its approach to solving one of the biggest challenges in high-performance computing—efficient data movement. Nandan Nayampally, the company's Chief Commercial Officer, explained how Baya is addressing bottlenecks in intelligent compute acceleration by focusing on network infrastructure within chips. While traditional computing advancements have focused primarily on processing power, the real limitation today lies in how quickly data can move across different components. The company’s approach leverages chiplet-based architectures instead of monolithic system-on-chip (SoC) designs, creating modular, scalable systems that enhance data flow and computational efficiency.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- The Evolution of Chiplet Interconnects
- Podcast: AI, Chiplets, and the Future of Semiconductors
- Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
- Paving the way for the Chiplet Ecosystem
Latest Videos
- Optical Connectivity At 224 Gbps
- Proximity is all You Need – Two Tricks for Chiplet Interconnects
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP