Arm Defines a New Standard for Chiplet Interoperability
In this video, learn why Arm is investing in chiplets as a way to build dynamic options for compute in the AI era, and hear more about their new Chiplet Standard Architecture Specification.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Chiplet interoperability and breakthroughs in AI
- Analyzing Packet Data Flow in Chiplet Based SoCs
- Webinar on UCIe 2.0: Redefining the Chiplet Interoperability
- Imec Automotive Chiplet Forum 2025: Interview with Arm's John Kourentis
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems