TSMC to Provide 3DIC Integration for AI Chips in 2027, Featuring 12 HBM4 and Chiplets Manufactured with A16
By Trendforce (September 5, 2024)
Jun He, Vice President of Advanced Packaging Technology and Service at TSMC, stated that 3D IC is a crucial method for integrating AI chip memory with logic chips.
According to a report from TechNews, regarding the development of 2.5D CoWoS advanced packaging, which integrates eight chiplets, TSMC will use the A16 advanced process to manufacture the chiplets, and integrated them with 12 HBM4, which is expected to be launched in 2027.
Reportedly, in his speech at the Semicon Taiwan 2024 “3D IC / CoWoS for AI Summit,” He noted that the global semiconductor market is projected to become a trillion-dollar industry by 2030, with HPC and AI being the key drivers, accounting for 40% of the market, which also make AI chips crucial drivers for 3D IC packaging.
Related Chiplet
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
- 400G Transmitter Chiplet for 400G, 800G and 1.6T Pluggable Transceivers
- FPGA Chiplets with 40K -600K LUTS
Related News
- Tenstorrent Partners with LG to Build AI and RISC-V Chiplets for Smart TVs of the Future
- Alchip Unveils AI 3DIC Design and IP Platform
- Axelera plans AI chiplets for automotive
- How do UCIe and BoW interconnects support generative AI on chiplets?
Latest News
- SkyWater Names Bassel Haddad as Sr. Vice President and General Manager of Advanced Packaging
- MSquare Technology Showcases Leadership in IP and Chiplet Innovation at the AI Hardware & Edge AI Summit
- Faraday Unveils Advanced Packaging Coordinated Platform for Multi-source Chiplets
- Synopsys Powers World’s Fastest UCIe-Based Multi-Die Designs with New IP Operating at 40 Gbps
- Chiplet Standard Goes 3D