TSMC to Provide 3DIC Integration for AI Chips in 2027, Featuring 12 HBM4 and Chiplets Manufactured with A16
By Trendforce (September 5, 2024)
Jun He, Vice President of Advanced Packaging Technology and Service at TSMC, stated that 3D IC is a crucial method for integrating AI chip memory with logic chips.
According to a report from TechNews, regarding the development of 2.5D CoWoS advanced packaging, which integrates eight chiplets, TSMC will use the A16 advanced process to manufacture the chiplets, and integrated them with 12 HBM4, which is expected to be launched in 2027.
Reportedly, in his speech at the Semicon Taiwan 2024 “3D IC / CoWoS for AI Summit,” He noted that the global semiconductor market is projected to become a trillion-dollar industry by 2030, with HPC and AI being the key drivers, accounting for 40% of the market, which also make AI chips crucial drivers for 3D IC packaging.
To read the full article, click here
Related Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
Related News
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- Alphawave Semi and Arm to Present on Chiplets for Architecting Next-Generation Terabit AI Networks at the TSMC OIP Ecosystem Forum North America
- How do UCIe and BoW interconnects support generative AI on chiplets?
- Understanding 3DIC, Heterogeneous Integration, SiP, and Chiplets at Once
Latest News
- Veeco Announces Over $35 Million in Advanced Packaging Lithography System Orders From IDM & OSAT Customers
- Numem Appoints Former Intel Executives to Leadership Team
- Three-Way Race To 3D-ICs
- Promex Industries Expands Best-in-Class Capabilities, Installing Laser Depaneling and Advanced SPI Systems on Manufacturing Line
- Cyber Threats Multiply With Commercial Chiplets