Alphawave Semi and Arm to Present on Chiplets for Architecting Next-Generation Terabit AI Networks at the TSMC OIP Ecosystem Forum North America
Alphawave Semi will showcase its UCIe chiplets, PCIe and HBM subsystems for AI workloads at booth #720
LONDON, United Kingdom, and TORONTO, Canada – September 25, 2024 – Alphawave Semi (LSE: AWE), a global leader in high-speed connectivity and compute silicon for the world’s technology infrastructure, announced it will partner with Arm at this month’s TSMC OIP Ecosystem Forum and present on how to develop terabit AI networks using chiplet architectures.
The TSMC Open Innovation Platform® (OIP) initiative is a comprehensive design technology infrastructure that encompasses critical IC implementation areas to reduce design barriers and improve first-time silicon success. The OIP Ecosystem Forum takes place in Santa Clara, CA, on September 25, with subsequent events in Asia and Europe.
In their presentation entitled ‘Architecting Next-Generation Terabit AI Networks With The Industry’s First Multi-Protocol I/O Connectivity Chiplet’, Letizia Giuliano, VP, IP Product Marketing & Management, Alphawave Semi, and Sridhar Valluru, Director, Product, Technology and Ecosystem Management, Arm, will examine the challenges of deploying AI at scale and the limitations imposed on leading-edge SoCs, before outlining the AI chiplets enabled by UCIe, as well as their use cases. The presentation will take place September 25 at 11:50 a.m. Pacific Time.
This follows a series of announcements by Alphawave Semi on communication protocols relevant to AI SoCs. This includes the first 3 nm UCIe IP with TSMC CoWoS packaging, the tape-out of the industry’s first multi-protocol I/O connectivity chiplet for AI infrastructure, and a partnership with Arm, collaborating on a Neoverse CSS-based CPU chiplet with ultra-high-speed interfaces for AI and HPC infrastructure.
At the TSMC OIP event, Alphawave Semi will conduct a live demonstration of its AresCORE24 UCIe IP, enabling die-to-die communication at 24 Gbps per lane. Additional live demonstrations include a showcase of the company’s MidasCORE3 HBM3E subsystem IP for AI workloads, its PipeCORE128 IP for 128G PCIe 7.0 over Optics, and its ZeusCORE100 112G XLR IP looping back at 128 GT/s.
“The chiplet ecosystem is vital in the advancement of AI SoCs,” said Giuliano. “This approach enables a combination of logic using leading-edge processes, combined with a more cost-effective use of analog circuits, and the adoption of ultra-high-speed connectivity, from SerDes to Ethernet to PCIe. Through our partnership with Arm on this presentation, and the Arm Neoverse CSS-based CPU chiplet, we will demonstrate key learnings that are critical to developing AI technologies.”
Alphawave Semi is a global sponsor of the TSMC OIP Ecosystem Forum events and will be attending all of them. The North America Forum will be followed by events in Japan (October 25), Taiwan (November 6), China (November 13), The Netherlands (November 19) and Israel (November 26).
To register for these forums, please visit https://pr.tsmc.com/english/events/tsmc-events.
To view the event agenda, click this link: https://tsmc-signup.pl-marketing.biz/attendees/2024oip/na/agenda/present.
For more information on Alphawave Semi visit https://awavesemi.com.
About Alphawave Semi
Alphawave Semi is a global leader in high-speed connectivity and compute silicon for the world’s technology infrastructure. Faced with the exponential growth of data, Alphawave Semi’s technology services a critical need: enabling data to travel faster, more reliably, and with higher performance at lower power. We are a vertically integrated semiconductor company, and our IP, custom silicon, and connectivity products are deployed by global tier-one customers in data centers, compute, networking, AI, 5G, autonomous vehicles, and storage. Founded in 2017 by an expert technical team with a proven track record in licensing semiconductor IP, our mission is to accelerate the critical data infrastructure at the heart of our digital world. To find out more about Alphawave Semi, visit: awavesemi.com.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Alphawave Semi to Reveal Ecosystem and Key Architectures Unlocking Generative AI Potential at EE Times' "Chiplets: Building the Future of SoCs" Seminar
- Alphawave Semi Elevates Chiplet-Powered Silicon Platforms for AI Compute through Arm Total Design
- Alphawave Semi and proteanTecs Collaborate to Provide System Insights and Analytics for Custom Silicon and Chiplets
- Kalray and Arm to collaborate to bring data intensive processing and AI acceleration DPU solutions to the global Arm ecosystem
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC