Top-Down Vs. Bottom-Up Chiplet Design
Third party chiplets are hitting the market as chiplet models evolve. Who’s calling the shots isn’t clear yet.
By Ann Mutschler, Semiconductor Engineering (November 26th, 2024)
Chiplets are gaining widespread attention across the semiconductor industry, but for this approach to really take off commercially it will require more standards, better modeling technologies and methodologies, and a hefty amount of investment and experimentation.
The case for chiplets is well understood. They can speed up time to market with consistent results, at whatever process node works best for a particular workload or application, and often with better yield than a large, monolithic SoC. But there is an underlying tug-of-war underway between large, vertically integrated players that want to tightly define the socket specifications for chiplets, and a broad swath of startups, systems companies, and government agencies pushing a top-down approach that allows chiplet developers to explore new and different options based on standardized interconnects.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- Signal Integrity Plays Increasingly Critical Role In Chiplet Design
- EDGE and Lockheed Martin to Collaborate on Advanced Chiplet Design Capabilities
- Cadence to Buy Artisan to Support Chiplet, 3D IC Future
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
Latest News
- AI Chip Packaging Pushes Beyond Reticle Limits, with CoWoS-L Set to Remain the Mainstream Advanced Packaging Solution Through 2028
- onsemi Introduces the Embedded Power Platform, a Breakthrough Architecture for the AI Era
- GlobalFoundries and Marvell expand collaboration for next-generation optical connectivity
- NewPhotonics® and Tower Semiconductor Begin High-Volume Shipments of Laser-Integrated, Serviceable Optical Engine PICs for Scale-Out and Scale Up AI Interconnect
- Avicena to Demonstrate World’s First Connectorized microLED Optical Interconnect for AI Infrastructure at ECOC 2026