IMAPS CHIPcon Recap – What You Need to Know About Chiplets in 2025
By Jillian McNichol, 3DIncites | July 14, 2025
Although the idea of chiplets has been around for a little while, broad industry interest around the technology really took off around 2018, when AMD released its second generation EPCY processors. Since then, Google searches for chiplets have skyrocketed, and the advanced packaging industry is beginning to seriously consider chiplets as a viable solution to cost, scalability, and flexibility challenges posed by standard system on chips (SoCs).
To provide some quick context, chiplets are small integrated circuits that can be combined with other chiplets to create more customizable and complex SoCs. They offer the freedom to spend money on areas where more advanced technology is needed, while saving money where it’s not.
So, to address the uptick in chiplet interest, IMAPS established its CHIPcon conference and exposition. From July 7-10 in San Jose, California, chiplets took center stage. With roughly 180 attendees and 17 exhibitors, this hyper-focused conference touched on everything from AI inferencing and chiplet cost considerations, to standardization, ownership, and more.
If you didn’t get a chance to attend, here’s what you missed.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- SEMI Reports Global Total Semiconductor Equipment Sales Forecast to Reach $125.5 Billion in 2025
- Athos Silicon Chief mSoC™ Architect Francois Piednoel to Present the IEEE World Technology Summit 2025 in Berlin
- How and Why Chiplets are Growing in Use and Need
- Where Will Chiplets Head in 2025?
Latest News
- Celestial AI Introduces Photonic Fabric™ Module - World’s First SoC with In-Die Optical Interconnect, Ushering in a New Era of Interconnects
- Amkor Announces New Site for U.S. Semiconductor Advanced Packaging and Test Facility
- Arteris Joins UALink Consortium to Accelerate High-Performance AI Networks Scale Up
- Athos Silicon Chief mSoC™ Architect Francois Piednoel to Present the IEEE World Technology Summit 2025 in Berlin
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs