Partitioning In The Chiplet Era
By Ann Mutschler, SemiEngineering (October 3, 2024)
Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.
The widespread adoption of chiplets in domain-specific applications is creating a partitioning challenge that is much more complex than anything chip design teams have dealt with in previous designs.
Nearly all the major systems companies, packaging houses, IDMs, and foundries have focused on chiplets as the best path forward to improve performance and reduce power. Signal paths can be shortened with proper floor-planning, and connections between chiplets and memories can be improved to reduce resistance and capacitance, which in turn can reduce the overall power.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- UMC Introduces Industry’s First 3D IC Solution for RFSOI, Accelerating Innovations in the 5G Era
- Floor-Planning Evolves Into The Chiplet Era
- Metrology And Inspection For The Chiplet Era
- MSquare Technology Showcases Leadership in IP and Chiplet Innovation at the AI Hardware & Edge AI Summit
Latest News
- IEEE Study Achieves Efficient Integration of Quantum Dot Lasers on Silicon Chiplets
- Tenstorrent Acquires Blue Cheetah, Opens Chiplet Spec
- AI Pushes High-End Mobile From SoCs To Multi-Die
- Infinitesima Metron®3D 300mm System Released for In-line Process Control by Leading DRAM Manufacturer
- Tenstorrent’s Blue Cheetah deal a harbinger of chiplet acquisition spree