Partitioning In The Chiplet Era
By Ann Mutschler, SemiEngineering (October 3, 2024)
Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.
The widespread adoption of chiplets in domain-specific applications is creating a partitioning challenge that is much more complex than anything chip design teams have dealt with in previous designs.
Nearly all the major systems companies, packaging houses, IDMs, and foundries have focused on chiplets as the best path forward to improve performance and reduce power. Signal paths can be shortened with proper floor-planning, and connections between chiplets and memories can be improved to reduce resistance and capacitance, which in turn can reduce the overall power.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Opportunities Unleashed by Chiplet Technology: A New Era for the Semiconductor Industry
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Samsung Electronics Unveils Foundry Vision in the AI Era at Samsung Foundry Forum 2023
- Getting the Most Out of ATE Test Seconds in the Chiplet Age
Latest News
- Chip Architectures Becoming Much More Complex With Chiplets
- Chiplets Still A Challenge With UCIe 2.0
- Advanced Packaging Moving At Breakneck Pace
- OKI Achieves 3D Integration of Thin-Film Analog ICs Using CFB Technology in Collaboration with Nisshinbo Micro Devices
- Automotive Chiplet Ecosystem Heralds Agility and Flexibility