Partitioning In The Chiplet Era
By Ann Mutschler, SemiEngineering (October 3, 2024)
Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.
The widespread adoption of chiplets in domain-specific applications is creating a partitioning challenge that is much more complex than anything chip design teams have dealt with in previous designs.
Nearly all the major systems companies, packaging houses, IDMs, and foundries have focused on chiplets as the best path forward to improve performance and reduce power. Signal paths can be shortened with proper floor-planning, and connections between chiplets and memories can be improved to reduce resistance and capacitance, which in turn can reduce the overall power.
Related Chiplet
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
- 400G Transmitter Chiplet for 400G, 800G and 1.6T Pluggable Transceivers
- FPGA Chiplets with 40K -600K LUTS
Related News
- JEDEC and Open Compute Project Foundation Pave the Way for a New Era of Chiplet Innovation
- Floor-Planning Evolves Into The Chiplet Era
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Samsung Electronics Unveils Foundry Vision in the AI Era at Samsung Foundry Forum 2023
Latest News
- Amkor and TSMC to Expand Partnership and Collaborate on Advanced Packaging in Arizona
- Faraday Enhances 3D-IC Design Service with Ansys Multiphysics Analysis
- Rapidus establishes state-of-the-art back-end semiconductor manufacturing process research-and-development center
- Global Semiconductor Packaging Material Market Outlook Shows Return to Growth Starting in 2024
- Partitioning In The Chiplet Era