NAPMP announces chiplets R&D area
By Pradeep Chakraborty, Pradeep’s TechPoints (November 5, 2024)
At the recently-held CHIPS National Advanced Packaging Manufacturing Program (NAPMP) Proposer’s Day, an R&D area was chiplets.
Bapiraju Vinnakota, NAPMP Program Manager, stated that the key date for submitting concept papers for chiplets was Dec. 20, 2024. Invitation for full application submission will be on a later date.
Today, the industry is moving toward chiplets. Chiplets are a small, functionally targeted semiconductor chip that, when assembled at tight pitch and placement, results in a highly functional subsystem. A single product integrates and assembles multiple chiplets connected to one another through die-to-die interfaces.
The motivation behind chiplets is to build big (reticle busters), build fast (modularity, reuse), build better (optimize function to process node). A chiplets / systems design inflection point is enabled by advanced packaging. Tomorrow’s packages will be more like chips.
Related Chiplet
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
- 400G Transmitter Chiplet for 400G, 800G and 1.6T Pluggable Transceivers
- FPGA Chiplets with 40K -600K LUTS
Related News
- Faraday Unveils 2.5D/3D Advanced Package Service for Chiplets
- A methodology for turning an SoC into chiplets
- Are Chiplets Enough to Save Moore's Law?
- How the Worlds of Chiplets and Packaging Intertwine
Latest News
- NAPMP announces chiplets R&D area
- Tenstorrent Expands Deployment of Arteris’ Network-on-Chip IP to Next-Generation of Chiplet-Based AI Solutions
- Arm's Data Center Advances: Chiplets, Efficiency & AI Integration
- Chiplets Make Progress Using Interconnects As Glue
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government’s Advanced Research + Invention Agency