How the Worlds of Chiplets and Packaging Intertwine
By Majeed Ahmad, EETimes (September 26, 2023)
Chiplets mark a new era of semiconductor innovation, and packaging is an intrinsic part of this ambitious design undertaking. However, while chiplet and packaging technologies work hand in hand to redefine the possibilities of chip integration, this technological tie-up isn’t that simple and straightforward.
In chip packaging, the bare chip die is encapsulated in a supporting case with electrical contacts. The case protects the bare die from physical harm and corrosion and connects the chip to a PCB. This form of chip packaging has existed for decades.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Alphawave Semi to Reveal Ecosystem and Key Architectures Unlocking Generative AI Potential at EE Times' "Chiplets: Building the Future of SoCs" Seminar
- ISE Labs Investment Secures the Establishment of New Site for Semiconductor Packaging and Test in Mexico
- DreamBig Semiconductor Announces Partnership with Samsung Foundry to Launch Chiplets for World Leading MARS Chiplet Platform on 4nm FinFET Process Technology Featuring 3D HBM Integration to Solve Scale-up and Scale-out Limitations of AI for the Masses
- Tenstorrent Partners with LG to Build AI and RISC-V Chiplets for Smart TVs of the Future
Latest News
- Chip Architectures Becoming Much More Complex With Chiplets
- Chiplets Still A Challenge With UCIe 2.0
- Advanced Packaging Moving At Breakneck Pace
- OKI Achieves 3D Integration of Thin-Film Analog ICs Using CFB Technology in Collaboration with Nisshinbo Micro Devices
- Automotive Chiplet Ecosystem Heralds Agility and Flexibility