Chiplet Standard Goes 3D
By Gary Hilson, EETimes (September 9, 2024)
The standards governing chiplet technology now have a second iteration.
The Universal Chiplet Interconnect Express (UCIe) Consortium, which was formed in March 2022, recently released its 2.0 specification with updates that address design challenges for testability, manageability and debug (DFx) for the SiP lifecycle across multiple chiplets. A key feature of the update is support for 3D packaging to enable chiplets to dramatically increase bandwidth density and power efficiency.
In a briefing with EE Times, consortium chair Debendra Das Sharma said that the UCIe 2.0 specification is fully backward compatible, while introducing optional manageability features and a UCIe DFx Architecture (UDA) that supports vendor agnostic chiplet interoperability.
The consortium has spread work on the specification across several working groups that focus on different aspects, including electrical, protocol, form factor and compliance, manageability and security, and systems and software. Das Sharma said a recently formed automative working group reflects an interest from that sector to start gathering requirements.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Keysight Introduces Chiplet PHY Designer for Simulating D2D to D2D PHY IP Supporting the UCIe™ Standard
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- Eliyan Breaks Chiplet Memory Wall With Standard Packaging
- SEMI 3D & Systems Summit to Spotlight Trends in Hybrid Bonding, Chiplet Design and Environmental Sustainability
Latest News
- CHIPS for America Announces up to $300 million in Funding to Boost U.S. Semiconductor Packaging
- Scintil Photonics names Matt Crowley as CEO, founder Sylvie Menezo will continue heading technology developments and customer partnerships
- TSMC drives A16, 3D process technology
- Eliyan Ports Industry’s Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- GlobalFoundries and U.S. Department of Commerce Announce Award Agreement on CHIPS Act Funding for Essential Chip Manufacturing