Chiplet Interconnects Add Power And Signal Integrity Issues
More choices, interactions, and tiny dimensions create huge headaches.
By Adam Kovac, Semi Engineering (December 12th, 2024)
The flexibility and scalability offered by chiplets make them an increasingly attractive choice over planar SoCs, but the rollout of increasingly heterogeneous assemblies adds a variety of new challenges around the processing and movement of data.
Nearly all of the chiplets in use today were designed in-house by large systems companies and IDMs. Going forward, third-party chiplets will begin showing up in designs, as well, including some made by different foundries, and some pre-integrated with other chiplets into subsystems. This will significantly change the integration challenges, and it will require flexibility in the tools, assembly processes, and testing strategies, as well as the designs themselves.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Signal Integrity Plays Increasingly Critical Role In Chiplet Design
- Signal Integrity Designs at Organic Interposer CoWoS-R for HBM3-9.2Gbps High Speed Interconnection of 2.5D-IC Chiplets Integration
- Breaking Boundaries: Chiplet Interconnects, SDVs & electronica 2024
- Eliyan Ports Industry’s Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Latest News
- CEA-Leti & STMicroelectronics’ Paper at IEDM 2025 Demonstrates Path to Fully Monolithic Silicon RF Front-Ends with 3D Sequential Integration
- Qualcomm Acquires Ventana Micro Systems, Deepening RISC-V CPU Expertise
- Imec mitigates thermal bottleneck in 3D HBM-on-GPU architectures using a system-technology co-optimization approach
- UMC Licenses imec’s iSiPP300 Technology to Extend Silicon Photonics Capabilities for Next-Generation Connectivity
- Geometry Challenges in Multidie Thermal Management