Chiplet Interconnects Add Power And Signal Integrity Issues
More choices, interactions, and tiny dimensions create huge headaches.
By Adam Kovac, Semi Engineering (December 12th, 2024)
The flexibility and scalability offered by chiplets make them an increasingly attractive choice over planar SoCs, but the rollout of increasingly heterogeneous assemblies adds a variety of new challenges around the processing and movement of data.
Nearly all of the chiplets in use today were designed in-house by large systems companies and IDMs. Going forward, third-party chiplets will begin showing up in designs, as well, including some made by different foundries, and some pre-integrated with other chiplets into subsystems. This will significantly change the integration challenges, and it will require flexibility in the tools, assembly processes, and testing strategies, as well as the designs themselves.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- NTT looks to 15Tbit/s chiplet optical interconnects
- Signal Integrity Designs at Organic Interposer CoWoS-R for HBM3-9.2Gbps High Speed Interconnection of 2.5D-IC Chiplets Integration
- Alphawave Semi ‘Redefines Connectivity’ in AI Hardware and Edge AI Summit 2024 Presentation on Chiplet Interconnects
- Breaking Boundaries: Chiplet Interconnects, SDVs & electronica 2024
Latest News
- Chip Architectures Becoming Much More Complex With Chiplets
- Chiplets Still A Challenge With UCIe 2.0
- Advanced Packaging Moving At Breakneck Pace
- OKI Achieves 3D Integration of Thin-Film Analog ICs Using CFB Technology in Collaboration with Nisshinbo Micro Devices
- Automotive Chiplet Ecosystem Heralds Agility and Flexibility