Breaking Boundaries: Chiplet Interconnects, SDVs & electronica 2024
On this episode of Embedded Insiders, Editor-in-Chief, Ken Briodagh, sits down with Patrick Soheili and Kevin Donnelly of Eliyan to highlight the company's new Chiplet Interconnect PHY at 64Gbps in 3nm Process. The multi-die interconnect evolution marches on and Eliyan is getting a lot of attention for its ability to deliver performance and bandwidth like this in either standard or advanced packaging.
To read the full article, click here
Related News
- Alphawave Semi ‘Redefines Connectivity’ in AI Hardware and Edge AI Summit 2024 Presentation on Chiplet Interconnects
- Chiplet Interconnects Add Power And Signal Integrity Issues
- How do UCIe and BoW interconnects support generative AI on chiplets?
- How can in-package optical interconnects enhance chiplet generative AI performance?
Latest News
- Celestial AI Introduces Photonic Fabric™ Module - World’s First SoC with In-Die Optical Interconnect, Ushering in a New Era of Interconnects
- Amkor Announces New Site for U.S. Semiconductor Advanced Packaging and Test Facility
- Arteris Joins UALink Consortium to Accelerate High-Performance AI Networks Scale Up
- Athos Silicon Chief mSoC™ Architect Francois Piednoel to Present the IEEE World Technology Summit 2025 in Berlin
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs