Breaking Boundaries: Chiplet Interconnects, SDVs & electronica 2024
On this episode of Embedded Insiders, Editor-in-Chief, Ken Briodagh, sits down with Patrick Soheili and Kevin Donnelly of Eliyan to highlight the company's new Chiplet Interconnect PHY at 64Gbps in 3nm Process. The multi-die interconnect evolution marches on and Eliyan is getting a lot of attention for its ability to deliver performance and bandwidth like this in either standard or advanced packaging.
To read the full article, click here
Related News
- Chiplet Interconnects Add Power And Signal Integrity Issues
- Sarcina pioneers next-generation UCIe-A/S chiplet interconnects for AI systems
- How do UCIe and BoW interconnects support generative AI on chiplets?
- How can in-package optical interconnects enhance chiplet generative AI performance?
Latest News
- Neuromorphic Photonic Computing: Lights On
- AI Demand Reshapes Optical Connectivity and Photonics Roadmaps
- AI Boom Drives Demand for Ultra-Large Packaging as ASICs Expected to Shift from CoWoS to EMIB, Says TrendForce
- imec and Brewer Science to Co-Present Breakthroughs in Thin Interposer Assembly and Flash-Lamp Debonding at EPTC 2025
- APECS affirms its commitment to Europe: Technological excellence and close cooperation among pilot lines at SEMICON Europe