Breaking Boundaries: Chiplet Interconnects, SDVs & electronica 2024
On this episode of Embedded Insiders, Editor-in-Chief, Ken Briodagh, sits down with Patrick Soheili and Kevin Donnelly of Eliyan to highlight the company's new Chiplet Interconnect PHY at 64Gbps in 3nm Process. The multi-die interconnect evolution marches on and Eliyan is getting a lot of attention for its ability to deliver performance and bandwidth like this in either standard or advanced packaging.
Related News
- How can in-package optical interconnects enhance chiplet generative AI performance?
- NTT looks to 15Tbit/s chiplet optical interconnects
- Alphawave Semi ‘Redefines Connectivity’ in AI Hardware and Edge AI Summit 2024 Presentation on Chiplet Interconnects
- Keysight Introduces Chiplet PHY Designer for Simulating D2D to D2D PHY IP Supporting the UCIe™ Standard
Latest News
- Intel Announces Retirement of CEO Pat Gelsinger
- Rebellions and SAPEON Korea Complete Merger, Launching Korea’s First AI Chip Unicorn
- MZ Technologies unveils roadmap for its integrated chiplet/packaging Co-Design EDA tool
- Top-Down Vs. Bottom-Up Chiplet Design
- Alphawave Semi Drives Innovation in Hyperscale AI Accelerators with Advanced I/O Chiplet for Rebellions Inc