Chip Architectures Becoming Much More Complex With Chiplets
Options for how to build systems increase, but so do integration issues.
By Ed Sperling and Ann Mutschler, Semi Engineering (January 30th, 2025)
The migration from monolithic SoCs to chiplet-based designs is creating a confusing array of options and tradeoffs for design teams working at the leading edge, and the number of choices is only going to increase as third-party chiplets begin pouring into the market.
That hasn’t dampened the appetite for chiplets, however, which are deemed essential for future generations of semiconductors for several reasons.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Chiplet interconnect pioneer Eliyan gains additional financial backing from AI chip ecosystem with strategic investment from VentureTech Alliance
- Partitioning In The Chiplet Era
- Eliyan Delivers Industry’s Highest Performing Chiplet Interconnect PHY at 64Gbps in 3nm Process
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec’s Automotive Chiplet Program
Latest News
- New Memory Architectures for SoCs and Multi-Die Systems
- Signal Integrity Plays Increasingly Critical Role In Chiplet Design
- ERS electronic Unveils Production, R&D Facility, and Competence Center for Advanced Packaging in Germany
- LQDX and Arizona State University Sign Semiconductor Packaging Collaboration Agreement
- Why UCIe is Key to Connectivity for Next-Gen AI Chiplets