The APECS Pilot Line: Heterointegration enabling Chiplet Applications
The semiconductor industry is increasingly relying on modular chiplet systems to maintain the exponential growth in computing power. Innovative technologies such as 3D heterointegration and electro-optical co-packaging play a central role in this endeavor.
The Fraunhofer Institute for Reliability and Microintegration IZM is actively promoting the development and integration of chiplet technologies as part of the APECS pilot line, which is being set up as part of the EU chip program to promote chiplet innovations and build up more research and production capacity for semiconductors in Europe.
In their interview, Rolf Aschenbrenner and Erik Jung from Fraunhofer IZM and Dr. Michael Töpper from the Research Fab Microelectronics Germany (FMD) speak about how the APECS pilot line helps companies introduce novel technologies in the field of advanced packaging and the integration of chiplets.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related Blogs
- Silicon Creations is Enabling the Chiplet Revolution
- Enabling the Chiplet Era
- The Future of Chiplet Reliability
- Three Key Takeaways from the First Annual Chiplet Summit
Latest Blogs
- The APECS Pilot Line: Heterointegration enabling Chiplet Applications
- The Future of Faster, Smaller, and More Efficient Chips: A Breakthrough in Hybrid Bonding
- Silicon Photonics Raises New Test Challenges
- Cadence Recognized for Accelerating AI and 3D-IC Applications by Samsung Foundry
- Embracing the Chiplet Journey: The Shift to Chiplet-Based Architectures