Multi-Die Health and Reliability: Synopsys and TSMC Showcase UCIe Advances
Although multi-die designs — an increasingly popular approach for integrating heterogeneous and homogenous dies into a single package — help resolve problems related to chip manufacturing and yield, they introduce a host of complexities and variables that must be addressed. In particular, designers must work diligently to ensure the health and reliability of their multi-die chip throughout its lifecycle. This includes testing and analysis of not only each individual die, but also die-to-die connectivity and the entire multi-die package.
Synopsys is at the forefront of multi-die design innovation, and we recently worked with TSMC to demonstrate two dies communicating via the high-speed UCIe (Universal Chiplet Interconnect Express) specification. Synopsys Monitoring, Test & Repair (MTR) IP was central to the demonstration, showing manufacturing and in-field health of the multi-die interconnect.
Read on as we explore the unique challenges of ensuring multi-die quality and reliability, why a comprehensive monitoring, test, and repair solution is crucial for chip designers, and what Synopsys and TSMC are doing to help.
Table of Contents
- The need for interconnect monitoring, test, and repair
- Comprehensive IP for multi-die health and reliability
- Demonstrating UCIe-based advances
- Our commitment to multi-die health and reliability
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- Synopsys and Alchip Accelerate IO & Memory Chiplet Design for Multi-Die Systems
- Synopsys and Alchip Collaborate to Streamline the Path to Multi-die Success with Soft Chiplets
- Multi-Die Design Challenges: Industry Leaders Provide Insights and Guidance
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
Latest Blogs
- Multi-Die Design Challenges: Industry Leaders Provide Insights and Guidance
- UCIe Full SI Analysis Flow with Compliance Check for Heterogeneous Integration
- Foundry 2.0 – the New Path Forward for Moore’s Law
- Cadence and AVCC to Advance Physical AI Innovations for Autonomous Vehicles
- Intel and Alphawave Semi Demonstrates UCIe Interoperability