Moderating Our Open Chiplet Enthusiasm. A NoC Perspective
I recently talked with Frank Schirrmeister (Solutions & Business Development, Arteris) on the state of progress to the open chiplet ideal. You know – where a multi-die system in package can be assembled with UCIe (or other) connections seamlessly connecting data flows between dies. If artificial general intelligence and industrial-scale quantum computing are right around the corner, surely any remaining issues in open chiplet design should be a snap to resolve? According to Frank, the answer is yes and no. For a couple of privileged groups, anything is possible and is being put into practice today. For larger open markets, not so much, at least not in the near term.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- Addressing the Colossal Challenge of System Co-Optimization with a Holistic Chiplet Design Methodology
- UCIe InterOp Testchip Unleashes Growth of Open Chiplet Ecosystem
- What is a Chiplet, and Why Should You Care?
- Podcast: How Achronix is Enabling Multi-Die Design and a Chiplet Ecosystem with Nick Ilyadis
Latest Blogs
- AMI Outlines Full Support for Arm Total Design Chiplet Architecture to Custom Silicon Designers and Producers at APAC ATD Summit
- Faster, More Collaborative SoC and Chiplet Architecture Exploration: Introducing Synopsys Platform Architect Development Kit (PADK)
- Multi-Die Design Challenges: Industry Leaders Provide Insights and Guidance
- UCIe Full SI Analysis Flow with Compliance Check for Heterogeneous Integration
- Foundry 2.0 – the New Path Forward for Moore’s Law